Property Speci cation Patterns for Finite - State Veri cation

نویسندگان

  • Matthew B. Dwyer
  • George S. Avrunin
  • James C. Corbett
چکیده

Finite-state veriication (e.g., model checking) provides a powerful means to detect errors that are often subtle and diicult to reproduce. Nevertheless , the transition of this technology from research to practice has been slow. While there are a number of potential causes for reluctance in adopting such formal methods in practice, we believe that a primary cause rests with the fact that practitioners are unfamiliar with speciica-tion processes, notations, and strategies. Recent years have seen growing success in leveraging experience with design and coding patterns. We propose a pattern-based approach to the presentation , codiication and reuse of property speci-cations for nite-state veriication.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Events in Property Patterns

A pattern-based approach to the presentation, codi cation and reuse of property speci cations for nite-state veri cation was proposed by Dwyer and his colleagues in [4,3]. The patterns enable nonexperts to read and write formal speci cations for realistic systems and facilitate easy conversion of speci cations between formalisms, such as LTL, CTL, QRE. In this paper we extend the pattern system...

متن کامل

Veri cation of Automatically Generated Pattern-Based LTL Speci cations

The use of property classi cations and patterns, i.e., high-level abstractions that describe common behavior, have been shown to assist practitioners in generating formal speci cations that can be used in formal veri cation techniques. The Speci cation Pattern System (SPS) provides descriptions of a collection of patterns. The extent of program execution over which a pattern must hold is descri...

متن کامل

Automatic Verification and Conformance Testing for Validating Safety Properties of Reactive Systems

This paper presents a combination of veri cation and conformance testing techniques for the formal validation of reactive systems. A formal speci cation of a system, which may be in nite-state, and a set of safety properties are assumed. Each property is veri ed on the speci cation using automatic techniques based on abstract interpretation, which are sound, but, as a price to pay for automatio...

متن کامل

Design Compiler SYNOPSYS VANTAGE VHDL

We present a solution to the veri cation problem of high-level synthesis. The high-level synthesis system CALLAS takes as input an algorithmic speci cation, in VHDL, and produces as output an EDIF netlist. Both, the speci cation and the generated netlist can be interpreted as nite state machine descriptions. Then, in this context, the veri cation problem is reduced to proving the behavioral equ...

متن کامل

Verification and Symbolic Test Generation for Safety Properties

This paper presents a combination of veri cation and conformance testing techniques for the formal validation of reactive systems A formal speci cation of a system an input output automaton with variables that may range over in nite domains is assumed Additionally a set of safety properties for the speci cation are given under the form of observers described in the same formalism Then each prop...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1998